I. INTRODUCTION
As the most sensitive electrometers to date, single electron transistors (SETs) are capable of detecting a fraction of elementary electron charge, as small as 10 À6 e/ ffiffiffiffiffiffi Hz p (Ref. 1) and are naturally suitable for detecting nanometer scale displacement, 2 gas sensing down to single molecules, 3 and readout sensors in atomic level computing architectures such as quantum cellular automata. [4] [5] [6] Additionally, single electron transistors provide a means to characterize ultrathin tunnel barriers and the interface between the deposited dielectric and the substrate, which is important in the characterization of CMOS relevant dielectrics, such as MOSFET gate stack materials. 7 SETs are composed of a nanometer-scale island that is separated from source and drain leads by ultrathin ($1 nm) tunnel barriers. The island is capacitively coupled to a third electrode, referred to as the gate that can adjust the island potential and thus control the electron transport through the island. An important figure of merit for an SET is the charging energy, E C , defined as E C ¼ e 2 /2C R , where C R is the total capacitance of the island. The charging energy of an SET sets an upper limit on its operating temperature, as the thermal energy of electrons must be much smaller than the charging energy, i.e., E C ) k B T (in practice, Ec ! 3 k B T is sufficient for device operation), where k B is the Boltzmann constant and T is the absolute temperature. 5 A low-k dielectric barrier and small size tunnel junctions can considerably lower the junction capacitance and consequently increase the operating temperature of SETs.
In this paper, we present a fabrication method for metalinsulator-metal (MIM) SETs with planar nanometer-scale tunnel junctions using chemical mechanical polishing (CMP) and atomic layer deposition (ALD). In this scheme, CMP provides a path for scaling down the dimensions of the tunnel junctions beyond the dimensions imposed by electron beam lithography (EBL) and lift-off, since by careful adjustment of the polish step, the depth (height) of the junctions can be further reduced, and planar tunnel junctions with less than 10 nm in thickness are achievable. 8 The cyclic deposition of ALD, with one monolayer of the desired material deposited in each cycle, makes it a more controllable and precise method to form ultrathin tunnel barriers compared to the formation of the barrier from the native oxide of metal substrates. Recently, a Pt-based SET with thermal ALD Al 2 O 3 tunnel barrier has been reported. 9 This is of great importance since previously, only native oxides of the metal electrodes (e.g., Al, Cr, Ti, and Ni) formed the tunnel barrier in metal-based SETs. [10] [11] [12] [13] [14] Moreover, the use of ALD enables formation of low-k SiO 2 dielectric on metal substrates. Figure 1 shows the schematic of the fabrication steps in MIM nanodamascene SETs. Damascene is an inlay patterning method using CMP commonly employed in fabricating copper interconnects in integrated circuits.
II. NANODAMASCENE SET FABRICATION
The device is fabricated on a SiO 2 insulating layer thermally grown on a silicon wafer. First, polymethylglutarimide (PMGI) SF5 from MicroChem is spun on the substrate at 1500 revolutions per minute (rpm) and is subsequently baked at 180 C for 5 min to give a 225 nm film. The pattern of the 30 nm wide island is exposed in PMGI using a Vistec EBPG 5200 100 keV EBL system with an area dose of 6.5 mC/cm 2 . Following the exposure, the PMGI is developed in Xylenes for 12 min using ultrasonic agitation [ Fig. 1(a) ]. PMGI developed in Xylenes has been shown to have a higher contrast than polymethylmethacrylate, and can be used as a mask in SiO 2 plasma etching due to its higher etch resistance. 15 Plasmalab System 100, an inductively coupled plasma-reactive ion etcher (ICP-RIE), from Oxford Instruments is used to transfer the island pattern from PMGI to the SiO 2 substrate in a 15 s etch step using a fluorine- . The subsequent Ni CMP step using Eminess Ultra Sol A19, alumina based slurry at pH ¼ 4, diluted 50% with Deionized (DI) water, removes the Ni in the field, leaving only the Ni in the island trench [ Fig. 1(d) ]. Platen and carrier head rotation speed of 60 rpm, 125 ml/min of slurry dispensing rate on the pad, and 0.7 pound force per square inch (psi) of applied pressure on the wafer carrier result in 360 nm/min Ni polish rate in an Orbis CMP system from Logitech. After polishing the metal overburden on the oxide, a perpendicular line to the island is written in PMGI during the second EBL to form the pattern of the source and drain. A similar etch recipe is used to transfer the pattern into the SiO 2 [ Fig. 1(e) ]. It is worth mentioning that the plasma etch recipe is designed to leave vertical sidewalls in the oxide. A re-entrant profile in the island (where the angle between the sidewalls and the bottom of the trench is more than 90
) results in an undercut in the adjacent source and drain trench, which is challenging to refill with metal evaporation, and unfilled voids lower the fabrication yield. Next, MR-Rem 400 followed by a 10 s ashing step in DryTek plasma asher strips PMGI from the substrate, and 9 cycles of PEALD Al 2 O 3 tunnel barrier is deposited using trimethylaluminum (TMA) and O 2 plasma at 300 C [ Fig. 1(f) ]. During TMA introduction in the first step of PEALD, chamber pressure is held at 15 mTorr for 40 ms, while the pressure is held at 15 mTorr for 2 s in second step of 40 sccm Ar þ 60 sccm O 2 plasma. The described PEALD recipe has a nominal Al 2 O 3 deposition rate of 0.11 nm/cycle. The residual carbon on the deposited Al 2 O 3 must be cleared with a 10 s ashing step in Drytek plasma asher. Based on our observations, the two ashing steps mentioned above play an important role in the adhesion of Ni to the dielectric and can significantly affect Ni CMP results. Next, 200 nm blanket Ni is deposited by e-beam evaporation [ Fig. 1(g) ], and using CMP with the similar conditions as mentioned above for 25 s, the Ni on the field is removed, leaving the trenches filled with metal [ Fig. 1(h)] . By controlling the depth of the final CMP polishing step, the depth and hence the cross-sectional area of the device can be reduced, which can give a higher charging energy. The proposed self-aligned process enables fabrication of ultrasmall tunnel junctions, down to a few nanometers in each dimension, and thus using this process, an operating temperature of the SET up to 70 K should be possible. Figure 2 shows a scanning electron microscopy (SEM) micrograph of the tested device, fabricated using the process described above. Electrical measurement of the device is performed using standard lock-in techniques with a 0.3 mV excitation voltage at 38 Hz. The wire-bonded sample is attached to the 3 He pot of a closed cycle refrigerator; the temperature is monitored by a thermometer attached to the chip carrier.
III. RESULTS AND DISCUSSION
The oscillations of the differential drain-source conductance, G ds , as a function of gate potential, the Coulomb blockade oscillations (CBOs) at V ds ¼ 0 V and T $ 0.46 K are shown in Fig. 3 . A relatively small peak to valley ratio ($2) is indicative of low E c /k B T ratio.
Charging diagram of the device, also referred to as the Coulomb diamond plot, is shown in Fig. 4(a) Fig. 4(a) are distinguishable and the height of the diamonds in V ds is similar to the simulations, there is a noticeable discrepancy between theoretical predictions and the experimental observations outside the central diamonds.
Based on the theory, 17 in MIM SETs at low temperature (k B T ( E C ) the differential conductance at V ds ¼ 0 oscillates between the peaks (G P ) and the valleys (G V ) of CBOs, where G P ¼ G 0 /2, G V % G 0 exp(ÀE C /k B T), and G 0 is the differential   FIG. 2 . SEM image of the nanodamascene SET. The 500 Â 500 nm 2 pad is attached to the island to make it visible in the optical microscope. In the newer batch of devices, this pad has been detached from the island to further lower its capacitance. conductance at k B T ) E C . For large applied source-drain bias, V ds ) E C /e, the differential conductance is almost constant, and approaches the high temperature limit, G 0 . However, for the fabricated device measured at 0.46 K, the differential conductance at peaks of CBOs (e.g., for V g ¼ 8 mV in Fig. 3 ) is G P (V ds ¼ 0) $18 nS, that is, by more than an order of magnitude smaller than the room temperature value G 0 (V ds ¼ 0) %1 lS. Figure 5(a) shows an experimental G ds (V ds ) dependence measured at a peak of CBO at V g ¼ 8 mV (solid black curve), along with the G ds (V ds ) for the simulated device (dashed black curve). To get a comparable scale in y-axis, the conductance of both devices is normalized. Clearly, in the simulations, G norm changes from 0.5 at V ds ¼ 0 to %1 at V ds ¼ 3 mV, whereas in experiment, G norm decreases well below 0.5 at V ds ¼ 0. There is also a noticeable asymmetry in the experimental curve.
It is therefore reasonable to assume that there must be a parasitic thermally activated resistive component in series with the tunnel junctions that results in the observed deviations from the simulated MIM SET characteristics.
We believe that these experimental observations are consistent with the presence of NiO layers in series with the tunnel barriers, as schematically illustrated in Fig. 5(b) ; this oxide appears as an extra "parasitic" resistance in series with the tunnel junctions. The formation of metal oxides during plasma enhanced ALD has already been studied for different metallic substrates, 18 and our recent studies 19 confirm the formation of parasitic NiO layers during PEALD process. Thin NiO layers on Ni have been reported to exhibit electrical properties consistent with a presence of a small (<0.2 eV) potential barrier. 20 At room temperature, the charge carriers have enough energy to overcome this barrier and thus its contribution to total resistance is small. As the device is cooled down, the resistance of NiO layers exponentially increase, since fewer carriers are thermally excited, and this leads to an increased contribution of parasitic inseries resistance, and consequently to the reduction of the measured S-D conductance. A noticeable asymmetry in the experimental data of Fig. 5(a) can be attributed to a random nonuniformity in the parasitic oxide in the junctions. 21 We are currently studying different techniques to achieve the reduction of this layer back to metallic Ni to improve the performance and increase the yield of the fabricated devices.
IV. SUMMARY AND CONCLUSIONS
We have presented the first experimental demonstration of a nanodamascene-fabricated metallic SET, fabricated using atomic layer deposition, chemical mechanical polishing, and other CMOS compatible processing steps. Atomic layer deposition provides precise formation of the tunneling barriers while chemical mechanical polishing enables the fabrication of features potentially smaller than those possible with lift-off. Our devices showed the effects of a parasitic NiO that is formed during the PEALD of Al 2 O 3 , which is believed to cause a change of conductance other than that expected from Coulomb blockade when the device is cooled down or is excited with DC bias across the source and drain. NiO reduction is currently under investigation and will be reported elsewhere.
